Jump to content

File:Cascaded-AND-OR-diode-logic.svg

Page contents not supported in other languages.
This is a file from the Wikimedia Commons
From Wikipedia, the free encyclopedia

Original file (SVG file, nominally 120 × 110 pixels, file size: 12 KB)

Summary

Description
English: In cascaded AND-OR diode gates, the high voltage level is decreased at least twice. First, the AND gate pull-ups are source resistance for the second stage, thus froming a voltage divider. Second, the OR gate diodes drop the input by VF.
Date
Source Own work
Author Em3rgent0rdr

Licensing

I, the copyright holder of this work, hereby publish it under the following license:
Creative Commons CC-Zero This file is made available under the Creative Commons CC0 1.0 Universal Public Domain Dedication.
The person who associated a work with this deed has dedicated the work to the public domain by waiving all of their rights to the work worldwide under copyright law, including all related and neighboring rights, to the extent allowed by law. You can copy, modify, distribute and perform the work, even for commercial purposes, all without asking permission.

Captions

Cascaded AND-OR diode-logic, with voltage loss in each stage

Items portrayed in this file

depicts

16 January 2023

image/svg+xml

2ce86e1e4645d175a6e7ed06def36ca3dff973be

12,145 byte

110 pixel

120 pixel

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current06:24, 16 January 2023Thumbnail for version as of 06:24, 16 January 2023120 × 110 (12 KB)Em3rgent0rdrtrimmed cropping
06:13, 16 January 2023Thumbnail for version as of 06:13, 16 January 2023380 × 317 (15 KB)Em3rgent0rdrUploaded own work with UploadWizard

The following page uses this file:

Metadata